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Summary
The preliminary results of a development program to minimize beam perturbation resulting from ripple current generated by the CBA Main Magnet Power Supply are presented. The assessment of the magnitude and causes of the ripple generated led to a modification of the SCR Gate Driver and the addition of a bandpass amplifier correction loop which gave significant improvement. A description of the changes made In the 1st cell test application of the power supply shown in Figure 1 , the output of the SCR bridges was applied to a passive filter and then to a .36 Hy superconducting magnet load via quench protection circuitry. The current was sensed by a highly accurate DCCT. The DCCT output was compared with a DAC reference to form the input to a high gain amplifier AR whose output was applied directly to the SCR Gate Driver (H and G1, were not used). The 
REGULATOR
-I forms required. In the modified configuration, the natural frequency, wn, and damping factor, (, of the PLL can be adjusted by varying the constants of loop.
Values of wn = lOrad/sec and 6 = 0.8 minimize PLL jitter.2,3 The mistriggering of the 555 multivibrator was corrected and control potentiometers were added to select a static correction voltage to be applied to the phase comparator input to correct for transformer unbalance and other system offsets.
Other minor improvements were also made.
Preliminary tests were conducted with SCR Driver III installed in a prototype of the CBA flattop MMPS with a warm inductive load replacing the superconducting magnet of Figure 1 . The results are shown in Table I along with the results of other approaches described below.
Correction Loops
Static correction for system errors is inadequate to minimize subharmonic output ripple components because as the current level changes, spectrum analysis of the output current indicates a wide variation in the amplitudes of these frequency components. Significant long term changes also occur from day to day for reasons as yet undetermined. A dynamic correction loop is therefore required if ripple in this frequency region is to be minimized. However The system was built and tested and it was found that at turn-on the loop locks into any output voltage within the range of the peak rectifier output without difficulty. The transient response is controlled by the A3 feedback network. Various networks were used, but optimum response was obtained with simple resistive feedback; the system then recovers from a S7 transient impulse within 1.4 msec. With the loop parameters of Figure 3 , the loop is unconditionally stable. Operation at T < 1.0 msec causes growth in the 360 Hz ripple; at higher values of T, the lower frequencies are not controlled. Bandpass amplifier feedback from VD to modify the reference voltage, vr, was used to further reduce the 60 Hz and 120 Hz ripple. See Table I . The VCO Loop also does not exhibit the random output variations at frequencies below 60 Hz which is characteristic of both the systems discussed above. The data of Table II 
